The collected works of Stonent

chicago-joe wrote: I don't know much about Indys, but the 180 and 200MHz O2s use the NEC v5000 cpu chip. I'll bet the R5000 series Indys use the same series of cpu chips. NEC made a V5000A series chip (pin and command compatable) that maxed out at 266MHz and I have seen these around so they are available. I downloaded the data and use guides for both and the only problems I see are that the 150, 180, 200 cpus use a 3.3V core and IO voltage and the 250 and 266 cpus use a 2.5V core and 3.3V IO voltage and there is not a 2.5 mutiplier for the core speed. I don't know how hard it would be to modify the voltages on the cpu card, if it could be done at all. I don't know what would happen if you ran a 266 chip with 3.3V on the core, it would get HOT so you would have to cool it well and I would think the chip life would be shorter but it might still last quite a while and should be much better in performance. To get around the core speed problem you would have to change the control resistors on the PLL chip (ICS9159-10) to change the Xtal to output ratio to 93/20 (66MHz X cpu mult of 4) to run the chip at 266MHz, this should be easy enough to do. I might try this with an O2 200MHz cpu board, I would think if it works on an O2 board it could be made to work on an Indy cpu board.Joe

SR71040A, a MIPS64 600Mhz, superscalar embedded microprocessor represents the highest value in terms of performance to the dollar available in the MIPS64 architecture today. The SR71040A complements SandCraft’s SR71010A, the industry’s highest performance production released MIPS64 CPU, by adding a lower cost option to the SR71000 family of processors. The SR71040A utilizes the same CPU pipeline as the SR71010A, but with smaller caches and in a lower pin-count package.

The SR71040A provides an upgrade path for users of the R4000 and R5000-class processors in low to mid range embedded systems, and also enables SandCraft to address more value oriented applications, including enterprise LANs, Storage Area Network systems, security processing systems, remote aggregation systems such as DSLAMs and wireless head ends, and office automation products (laser printers and multifunction peripherals).

Dumping the PROM on a SGI O2:
The general ideas in this section applies to using ROM images from other machines as well. Besides DECstation, I've also tried this on an SGI IP32 ("O2").

For the O2, a suitable command to dump the prom memory range is

>> dump -b 0xBFC00000:0xBFC80000

Make sure you capture all the output (via serial console) into a file, and then run experiments/sgiprom_to_bin on the captured file.

(2005-01-16: The emulator doesn't really emulate the IP32 well enough to actually run the PROM image without using special hacks, but it might do so some time in the future.)

MooglyGuy wrote: All MIPS processors have their boot ROMs located at 0xBFC00000, so yes, it will work. Incidentally, if you want to emulate an R5K Indy, just grab the boot ROM here: http://einstein.etsu.edu/~zrah2/ip225015.zip - it's off of a 150MHz R5K Indy. Fair warning, you might have to swap it for endianness, though. It's only in its current format because that's what my own emulator takes.

hamei wrote:

zizban wrote: A pain ain't the half of it. I takes nearly a day for on mac OS X and it has to have its hand held the whole time.

Probably an urban myth but I remember hearing something about a full day on an 8 processor Origin in Irix .... yuck !