Code:
1 150 MHZ IP17 Processor
FPU: MIPS R4000 Floating Point Coprocessor Revision: 0.0
CPU: MIPS R4400 Processor Chip Revision: 5.0
On-board serial ports: 4
Data cache size: 16 Kbytes
Instruction cache size: 16 Kbytes
Secondary unified instruction/data cache size: 1 Mbyte on Processor 0
Main memory size: 256 Mbytes
I/O board, slot F: IO3B
RealityEngine Graphics option installed
Integral Ethernet: et0, IO3
Integral SCSI controller 1: Version WD33C93A, revision 9
Disk drive: unit 4 on SCSI controller 1
Disk drive: unit 2 on SCSI controller 1
Integral SCSI controller 0: Version WD33C93A, revision 9
Disk drive: unit 1 on SCSI controller 0
VME bus: adapter 0
FPU: MIPS R4000 Floating Point Coprocessor Revision: 0.0
CPU: MIPS R4400 Processor Chip Revision: 5.0
On-board serial ports: 4
Data cache size: 16 Kbytes
Instruction cache size: 16 Kbytes
Secondary unified instruction/data cache size: 1 Mbyte on Processor 0
Main memory size: 256 Mbytes
I/O board, slot F: IO3B
RealityEngine Graphics option installed
Integral Ethernet: et0, IO3
Integral SCSI controller 1: Version WD33C93A, revision 9
Disk drive: unit 4 on SCSI controller 1
Disk drive: unit 2 on SCSI controller 1
Integral SCSI controller 0: Version WD33C93A, revision 9
Disk drive: unit 1 on SCSI controller 0
VME bus: adapter 0
Code:
Graphics board 0 is "REC" graphics.
Managed (":0.0") 1280x1024
Display 1280x1024 @ 72Hz
8 GE (GE8 rev. 0x7/101)
1 RM4 board (rev. 00112)
Small pixel depth
10-bit RGB pixels
Not using Multi-Channel Option
Managed (":0.0") 1280x1024
Display 1280x1024 @ 72Hz
8 GE (GE8 rev. 0x7/101)
1 RM4 board (rev. 00112)
Small pixel depth
10-bit RGB pixels
Not using Multi-Channel Option
_________________
私のホバークラフト は鰻が一杯です。
IRIX Release 4.0.5 IP12 Version 06151813 System V
Copyright 1987-1992 Silicon Graphics, Inc.
All Rights Reserved.